U.S.S.N. 10/051,906

In The Specification

Please replace paragraph 005 with the following re written paragraph:

005 Solder bumps may be formed by, for example, vapor deposition of solder material over layors of under bump motallization (UBM) formed on the chip bonding pad. In another mothod, the layers of solder material may be deposited by electrodeposition onto [a] seed layer material deposited over URM layers formed on the chip bonding pad. In yet another method. solder bumps may be formed by a solder-paste screen printing method using a mask (stencil) to quide the placement of the solder paste. Typically, after deposition of the solder materials, for example, in layers or as a homogeneous mixture, the solder bump (ball) is formed after removing a photoregist mask defining the solder material location by heating the solder material to [a] melting, point where according to a reflow process, a solder ball is formed with the aid of surface tension. Alternatively, a solder bump (column) may be formed within a permanent mask made of photoresist or some other organic resinous material defining the solder bump area over the chip bonding pad.

2

H.S.S.N. 10/051.906

Please replace paragraph 008 with the following re-written paragraph:

008 One problem with the prior art in forming a solder bump relates to the thermal degradation of the photoresist layer following a first reflow process carried out for example, on stenciled solder paste prior to removing the photoresist layer (stencil) by wet chemical stripping. In many cases, especially with high load alloys, temperatures greater than 350 °C may be required for proper reflow treatment of the solder pasts. At these temperatures, typical photoresist materials thermally degrade and adhere to the semiconductor process wafer surface. for example, to the passivation laver. After degradation, the photoresist is difficult to remove by conventional wet stripping processes and frequently leaves a residue over the wafer surface. As a result, the photoresist residue may adversely affect subscurent semiconductor wafer processing steps. For example. the photoresist residue may adversely affect the second reflow process to form the solder ball, for example interfering with proper wetting of the UBM laver.

U.S.S.N. 10/051.906

Please ceplace paragraph 0026 with the following re-written paragraph:

0026 Piqure 3A-3C are cross-sectional side view representations of an exemplary process according to the present invention for losming a solder bump over the protective layer according to the present invention at selected stages in a manufacturing process.

Please replace paragraph 0028 with the following re-written paragraph:

0028 According to the method of the present invention, following deposition of the UDM layer 24A, more UDM layers may be optionally deposited (not shown). In an exemplary embodisemt for example, the UDM layer 24A is a lowermost UDM layer of for example titanium followed by a coppor layer (not shown) and an uppermost contact layer (not shown), for example nickel, for forming a solder bump thereover. In the exemplary embodisemt shown in Figure 2A, the UDM layer 24A also form the contact layer. A first layer of photoresist 24B for manking the at least one UDM layer is then deposited and patterned and developed by conventional photolithographic processes to leave photoresist layer 24 forming an etonism mask overlying the chip bending and

U.S.S.N. 10/051.906

20 area including UBN layer 24A as shown in Figure 2B. The at least one UBN layer 14A is then etched according to a conventional reactive ion etching (KES) process to remove the portion of UBN layer 24A area not covered by photocosist layer [1] 24B to reveal the passivation layer 22, for example, surrounding the chip bonding pad 20 as shown in Figure 2C.

Please replace paragraph 0034 with the following re written paragraph:

9014 Pollowing the first reflow process, the photoresist layer 26 as well as the remaining underlying protective layer 24C as gre removed according to a conventional wet chemical stripping procedure to leave the solder column 28A as shown in Figure 3B.

Please replace paragraph 0035 with the following re-written paragraph:

0035 According to the present invention, removal of the photoresist layer 16 and the underlying protective layer 24C results in a semiconductor process wafer surface including, for example, passivation layer 22 surface free of photoresist residue. As such, the subsequent second reflow process[es] to form solder ball 28B as shown in Figure 3C are ig accomplished

12485464635

T-801 P07/28 U-667

U.S.S.N. 10/051.906

without adverse affect from residual photoresist, and while ensuring that subsequent semiconductor packaging steps likewise proceed without adverse consequences from residual photoresist remaining on the process wafer outface, thereby increasing a throughput and semiconductor wafer package yield.